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Abstract—In this letter, N2 and forming gas (FG) were used during ohmic contact 
annealing of InAlN/GaN HEMTs on Si. It is found that N2 annealing offers lower ohmic 
contact resistance (RC) while FG annealing features lower sheet resistance (Rsheet). Then 
FG/N2 two-step annealing was used to achieve a subthreshold swing (SS) of 113 
mV/dec, an on/off current (Ion/Ioff) ratio of ~ 10
6, a transconductance (gm) peak of 415 
mS/mm, a record low drain-inducing barrier lowing (DIBL) of 65 mV/V, and a record 
high power gain cutoff frequency (fmax) of 270 GHz on 50-nm InAlN/GaN HEMT on 
Si.  
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InAlN/GaN high-electron mobility transistor (HEMTs) on Si substrate have 
attracted extensive attentions 1-6). Although Si substrate features a low cost and scaling 
capability than SiC substrate, the larger lattice mismatch between Si and GaN hindered 
the epitaxial material quality and device RF performance improvement. A high current 
gain cutoff frequency fT of 400 GHz was achieved on a 30-nm InAlN/GaN HEMTs on 
SiC 7). A balanced current/power gain cutoff frequency fT/fmax of 348/340 GHz (for E-
mode device) and fT/fmax of 302/301 GHz (for D-mode device) were demonstrated on 
37-nm InAlN/GaN HEMTs on SiC 8). To date, fT/fmax of 250/204 GHz 6) and fT of 310 
GHz 2) were demonstrated on InAlN/GaN HEMTs on Si, respectively. This indicates 
that GaN-on-Si HEMTs technology needs to be drastically improved as compared to 
the GaN-on-SiC counterpart. 
To improve device performance of InAlN/GaN HEMTs on Si, technology of 
fabrication process and material growth are the two keys. H2/N2 forming gas (FG) 
annealing has been widely used in the process manufacturing of GaN HEMTs 9-16). On 
one hand, FG can be used for the post-metallization annealing (PMA) to avoid 
unintentional oxidation, decrease leakage current, and reduce the traps by hydrogen 
passivation 9-12). R. Wang et al. reported that a reverse gate leakage current of 
InAlN/GaN HEMT on SiC decreased from 10-7 to 10-12 A/mm after PMA and a record 
high on/off current (Ion/Ioff) ratio of 1012 was achieved 10). On the other hand, FG 
annealing can also be used to form ohmic contact 13-16).  
In this letter, N2 and forming gas (FG) were used in ohmic contact annealing in 
InAlN/GaN HEMTs on Si. It is found that N2 annealing offers lower ohmic contact 
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resistance (RC) while FG annealing features lower sheet resistance (Rsheet). X-ray 
photoelectron spectra (XPS) showed that FG annealing can remove the surface native 
oxide, leading to a reduced material sheet resistance. Then a process using FG/N2 two-
step annealing was developed, and a reduced subthreshold swing (SS), an improved 
transconductance (gm), a record low drain-inducing barrier lowing (DIBL) of 65 mV/V, 
as well as a fT/fmax of 125/270 GHz was achieved on 50-nm InAlN/GaN HEMT, 
resulting in a high (fT × fmax)1/2 of 184 GHz among GaN HEMTs on Si. 
The epitaxial layer used in this letter was grown by metal organic chemical vapor 
deposition (MOCVD) on 4-inch Si substrate. It consists of 2-nm GaN cap layer, an 8-
nm lattice-matched In0.17Al0.83N barrier layer, a 1-nm AlN interlayer, a 15-nm GaN 
channel layer, a 4-nm In0.12Ga0.88N back barrier layer, and a 2-μm undoped GaN buffer 
layer. Device fabrication started with mesa isolation using Cl2-based inductively 
coupled plasma etching. Ti/Al/Ni/Au stack was deposited and annealed to form alloyed 
ohmic contacts. The ohmic contact rapid thermal annealing (RTA) process was carried 
out using Solaris 150 Rapid Thermal Processing System with a ramping speed of 50˚C/s. 
The system temperature accuracy and stability is ± 2.5˚C and the temperature variation 
across the entire chamber is ±2.5˚C. Three different types of ohmic contact annealing 
processes were used on three samples. Sample 1 is annealed at 850˚C for 40s in N2. 
Sample 2 is annealed at 850˚C for 40s in forming gas (FG: 5% H2 and 95% N2). Sample 
3 is annealed at 850˚C first in FG for 20s and then in N2 for 20s. Then these three 
samples were treated using oxygen plasma treatment. Finally, a Ni/Au T-shaped gate 
with a gate width (Wg) of 2 × 20 µm was fabricated by electron beam lithography. The 
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devices present a source-drain spacing (Lsd) of 1 µm, a gate-source spacing (Lgs) of 475 
nm, and a gate footprint (Lg) of 50 nm, respectively. No passivation process was applied 
on the reported devices. 
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Table I 
RC 
(W⸱mm) 
Rsheet 
(W/󠆑) 
n2D 
 (cm-2) 
µ 
(cm2/V⸱s)  
Sample 1 (N2) 0.43 361 1.87×1013 928 
Sample 2 (FG) 0.92 270 2.15×1013 1077 
Sample 3 (FG/N2) 0.49 288 2.11×1013 1028 
Fig. 1. (a) Ohmic contact resistance (RC) and (b) sheet resistance (Rsheet) under N2 annealing, forming 
gas (FG) annealing, and FG/N2 two-step annealing with six sets of TLM patterns (“Ι” represents the 
error bar). (C) XPS spectra of Ga 3d core-level taken from as-grown sample and samples after 
annealing in N2, and FG, respectively. Table I: the average values of RC and Rsheet, electron density 
(n2D), and electron mobility (µ) under different annealing conditions.  
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The DC current-voltage (I–V) measurements were carried out by using an Agilent 
B1500A semiconductor parameter analyzer. Fig. 1(a) and (b) shows the Ohmic contact 
resistance (RC) and sheet resistance (Rsheet) for three types annealing conditions obtained 
using six sets of TLM patterns. The average values of RC and Rsheet (shown in Table I) 
are 0.43 W⸱mm/361 W/󠆑 (N2 annealing), 0.92 W⸱mm/269 W/󠆑 (FG annealing), and 
0.49 W⸱mm/288 W/󠆑 (FG/N2 annealing), respectively. N2 annealing showed the lowest 
RC and highest Rsheet, and FG annealing presented the opposite behavior. Fig. 1(c) 
compares the X-ray photoelectron spectra (XPS) of Ga 3d core-level taken from as-
grown sample (without annealing) and samples after annealing in N2 and FG. The 
spectra can be resolved into three peaks. The fitting peaks at around 20, 18, and 16 eV 
binding energies are attributed to Ga-O, Ga-N, and Ga-Ga bonds, respectively 17-19). 
The chemical component change of the sample after N2 annealing can be neglected 
compared to that of the as-grown sample; while for the sample with FG annealing, the 
Ga-O component significantly decreases and Ga-N component increases, compared to 
those in the as-grown sample. The results indicate that FG annealing can effectively 
remove the low quality native oxide (GaOx) and form a nitridation interlayer 19-21). As 
shown in Table I, two-dimensional electron gas (2DEG) electron density (n2D) extracted 
from capacitance-voltage measurement increased from 1.87×1013 cm-2 (N2) to 2.15 × 
1013 cm-2 (FG), presenting a 15% increase. Based on the Rsheet and n2D, the 2DEG 
electron mobility (µ) can be calculated and showed a 16% increase with FG annealing, 
an indication of an improved material surface quality with a weakened remote surface 
charge scattering 22-25). However, the increased RC from FG annealing degrades the 
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device performance. In order to benefit from the good material property due to FG 
annealing and the low RC due to N2 annealing, FG/N2 two-step annealing was applied 
on Sample 3 and a compromised characteristic was obtained. 
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Fig. 2. (a) I-V output characteristic; (b) extrinsic transconductance, (c) transfer curves and gate 
current curves in semi-log scale at VDS = 10 and 3 V of the three samples. 
Fig. 2(a) shows the I-V output characteristics of the 50-nm InAlN/GaN HEMTs. 
The device on-resistances (Ron) extracted at gate-source voltage (VGS) of 0 V and drain-
source voltage (VDS) in the range between 0 and 0.5 V are 1.77 W⸱mm (Sample 1), 2.02 
W⸱mm (Sample 2), and 1.82 W⸱mm (Sample 3), respectively. The discrepancy of Ron 
values with those calculated from TLM results should come from the Asher oxidation 
treatment prior to gate metal deposition, which can oxidize the material surface and 
then change the channel resistance. The maximum saturation drain currents (ID) at VGS 
= 1 V and VDS = 10 V are 1.61, 1.57 and 1.64 A/mm for the three samples. The lowest 
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saturation ID of Sample 2 is due to the high RC. The removed native oxide can 
effectively increase ns and gate capacitance, therefore, Sample 3 features the highest 
saturation ID. Fig. 2(b) shows the extracted extrinsic transconductance (gm) at VDS = 10 
V.  Compared to gm peak of Sample 1 (363 mS/mm), Samples 2 and 3 showed higher 
gm peak of 470 and 415 mS/mm, respectively, leading to the improved gm achieved with 
FG annealing. FG annealing removed the low quality native oxide and reduced gate-to-
channel distance, leading to the increased gm peak. However, the FG/N2 two-step 
annealing can increase the nitridation layer, which can increase gate-to-channel 
distance. Therefore, a slightly decreased gm compared with that of Sample 2 was 
observed. Fig. 2(c) shows the transfer characteristics and gate current (IG) curves of 
three samples in semi-log scale at VDS of 10 V and 3 V, respectively. At VDS = 10 V, 
on/off current (Ion/Ioff) ratio of three samples were ~ 106 and an improved subthreshold 
swing (SS) were observed (Samples 1-3: 237, 166, 113 mV/dec, respectively). The 
drain-inducing barrier lowing (DIBL) of 69, 65, and 65 mV/V were extracted at ID = 10 
mA/mm between VDS = 10 V and VDS = 3V. To the best of our knowledge, this is the 
lowest value (65 mV/V) among all GaN HEMTs on Si. The breakdown voltage (BVDS) 
of 20 V for three sample was determined at ID = 1 mA/mm when VGS was fixed at -8 V. 
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Fig. 3. RF performance of 50-nm InAlN/GaN HEMT at Vgs = -3 V and Vds = 10 V with (a) fT/fmax of 
115/205 GHz for Sample 1, (b) fT/fmax of 120/210 GHz for Sample 2, and (c) fT/fmax of 125/270 GHz 
for Sample 3. 
The RF measurement was taken with Anritsu MS4647B vector network analyzer 
configured to operate from 1 to 65 GHz. The network analyzer was calibrated using 
Line Reflect Match (LRM) calibration. On-wafer open and short structures were used 
to eliminate the effects of parasitic elements. After de-embedding, the current gain |h21|2 
and unilateral gain U as a function of frequency at VDS = 10 V, VGS = −3 V were shown 
in Fig. 3. fT/fmax of 115/205, 120/210, 125/270 GHz for three samples are extracted 
using extrapolation of |h21|2 with a -20 dB/dec slope, resulting in fT⸱Lg of 5.75, 6, and 
6.25 GHz⸱µm, respectively. Here (fT × fmax)1/2 of 154, 159, and 184 GHz were obtained 
for the three samples. With FG/N2 two-step annealing, fT increased slightly but fmax 
presented a drastic improvement. Compared with FG annealing, the FG/N2 two-step 
annealing can facilitate the formation of nitridation interlayer. The nitrogen atoms can 
effectively decrease the O vacancies from the removal of native oxide and offered better 
material interface 19), which improves the device performance. To the best of our 
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knowledge, this is the highest fmax among reported GaN HEMTs on Si, as shown in Fig. 
4. 
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Fig. 4. Comparison of fT/fmax of the InAlN/GaN HEMTs on Si in this work with other reported GaN 
HEMTs (AlGaN on Si 26-36)/SiC 37-40), AlN on Si 41-43)/SiC 44-48), and InAlN on Si 2, 4, 49-54)/SiC 55-59)). 
In summary, the 50-nm InAlN/GaN HEMT with FG/N2 annealing exhibits an 
Ion/Ioff ratio of 106, a gm peak of 415 mS/mm, an average SS of 113 mV/dec, and a DIBL 
of 65 mV/V. RF measurement of the 50-nm InAlN/GaN HEMT presents a fT/fmax of 
125/270 GHz and an (fT × fmax)1/2 of 184 GHz. The fabrication technology for GaN 
HEMTs on Si yields excellent RF characteristics, which shows the great application 
potential of GaN-on-Si for millimeter wave power amplifiers.  
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